Product
¤ýInertial Measurement Unit, AHRS, GPS/INS, RTK
¤ýHigh Performance MEMS Inertial Sensors, Systems and Integrated GPS
¤ýRF Amplifiers
¤ýGNSS Simulator, GNSS Test & Software Receiver
¤ýIP Core Products
Cable
Codecs
Terrestrial
 
- ATSC 8-VSB modulator
- DVB-T DVB-H demodulator
- DVB-T DVB-H modulator
- Multi-channel ATSC 8-VSB modulator
Satellite
General
¤ýCable Laying Equipments
¤ýIndoor Location System
¤ýWireless Data Transmission System
¤ýHydrogen Masers
¤ýGPS Synchronization Equipments
¤ýPrecise Time & Frequency for Metrology
¤ýTelemetry Systems and Products
¤ýFilter Connector
  Global Partners
Exclusive Representative Contract
with Global Companies
IP Core Products > Terrestrial > DVB-T DVB-H demodulator
 

DVB-T/DVB-H demodulator

Product code: CMS0023

A highly configurable DVB-T demodulator core suitable for a wide-range of applications including test, measurement and broadcast montioring equipment. Our core provides the DVB-T(H) extensions which when combined with the superior performance offered by our inter-carrier-interferance cancellation algorithm make this core ideally suited for mobile environments.
The flexibility of the core provides for application-specific optimisations not found within traditional off-the-shelf offerings, such as low symbol rates and reduced number of COFDM subcarriers for low-bandwidth applications. Also see:

DVB-T/DVB-H modulator


Block diagram


Click on diagram to enlarge



 

Standards compliance

  • ETSI EN300 744 v1.5.1 
  • ETSI EN302 304 
  • NorDig-Unified 1.0  
  • IEC62002-1 (MBRAI)


  • Features

  • 2k, 4k and 8k COFDM modes. 
  • Variable 5-8MHz bandwidth interpolation. 
  • QPSK, QAM-16 and QAM-64 support. 
  • Robust doppler (ICI) compensation. 
  • Impulsive interference suppression. 
  • Burst-mode reception (Timeslicing) 
  • MPE FEC for DVB-H applications.


  • Applications

  • Test and broadcast monitoring.
  • "software defined" receivers. 
  • Point-to-point RF digital video.
  • Wireless security and surveillance cameras.

  • Implementation

  • Low system clock requirement: >36MHz.
  • Pre-configured 'bitstream' for FPGA. 
  • Altera Hardcopy structured ASIC.
  • Evaluation boards available.


  • Plug-ins / Extensions

    Application-specific optimisations